Methodology of logic synthesis for implementation using heterogeneous LUT FPGAs | IEEE Conference Publication | IEEE Xplore