Improved circuit model for all-spin logic | IEEE Conference Publication | IEEE Xplore