High-Performance Intrusion Response Planning on Many-Core Architectures | IEEE Conference Publication | IEEE Xplore