An Automated Hardware/Software Co-Design Flow for Partially Reconfigurable FPGAs | IEEE Conference Publication | IEEE Xplore