A Systematic Study of ESD Protection Co-Design With High-Speed and High-Frequency ICs in 28 nm CMOS | IEEE Journals & Magazine | IEEE Xplore