P4-to-VHDL: Automatic Generation of 100 Gbps Packet Parsers | IEEE Conference Publication | IEEE Xplore