Latency sensitivity-based cache partitioning for heterogeneous multi-core architecture | IEEE Conference Publication | IEEE Xplore