VLSI implementation of an elastic data transmission line by self-timed circuits

Recently, high performance processors for the computation intensive problems are keenly desired. Many research projects on parallel processing systems have been carried out in order to meet this requirement. Among them, the data-driven processor is one of the most hopeful alternatives since the performance can easily be improved in proportion to the data flow rate through the pipelining stages due to the concurrent execution of fired processes.