A simple voltage scaling formula for low-power CMOS circuits

A simple formula is proposed for the analysis of the gate delay of CMOS gate under low V/sub DD/. The effects of device parameters on gate delay and energy are readily obtained using the formula. Thus, it has the potential for use in the design of device parameters in the low V/sub DD/ CMOS circuits.