Influence of fault-tolerant design methods on differential power analysis resistance of AES cipher: Methodics and challenges | IEEE Conference Publication | IEEE Xplore