Clock skew estimate modeling for FPGA high-level synthesis and its application | IEEE Conference Publication | IEEE Xplore