New Testability Measures For High Level Description Of Circuits | IEEE Conference Publication | IEEE Xplore