CMOS analog circuit optimization via river formation dynamics | IEEE Conference Publication | IEEE Xplore