Vertical TSV fabrication for wafer level chip scale packages

This paper is on a vertical through silicon via (TSV) fabrication method of integrated circuit (IC) packages. The vertical TSV processes are developed by evaluating different via depth and diameter. The stress simulation and analysis of the as-formed vertical TSV structure are also conducted to predict the possible mechanical failure during the reliability test.