An ultra-low resistance and thermally stable W/pn-poly-Si gate CMOS technology using Si/TiN buffer layer | IEEE Conference Publication | IEEE Xplore