Tunnel FET Current Mode Logic for DPA-Resilient Circuit Designs | IEEE Journals & Magazine | IEEE Xplore