Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems | IEEE Conference Publication | IEEE Xplore