Unified DRAM and NVM hybrid buffer cache architecture for reducing journaling overhead | IEEE Conference Publication | IEEE Xplore