A general approach for highly defect tolerant parallel prefix adder design | IEEE Conference Publication | IEEE Xplore