Optimized design of full-subtractor using new SRG reversible logic gates and VHDL simulation | IEEE Conference Publication | IEEE Xplore