Realistic yield-evaluation of fault-tolerant programmable logic arrays | IEEE Journals & Magazine | IEEE Xplore