Thread ID based power reduction mechanism for multi-thread shared set-associative caches | IEEE Conference Publication | IEEE Xplore