A Relaxed Min-Sum LDPC Decoder With Simplified Check Nodes | IEEE Journals & Magazine | IEEE Xplore