Novel tri-state latch using single-peak negative differential resistance devices

We propose a novel tri-state latch based on single-peak MOS-NDR. By shifting peak voltage over half of the supply voltage, tri-state memory can be implemented. The fully suppressed valley current of MOS-NDR guarantees the supply voltage design margin in tri-state logic and memory.