Towards the Formal Verification of SysML Specifications: Translation of Activity Diagrams into Modular Petri Nets | IEEE Conference Publication | IEEE Xplore