PVT variations in differential flip-flops: A comparative analysis

In this paper, the impact of variations on the most representative CMOS differential flip-flops has been evaluated. The analysis explicitly considers fundamental sources of variations such as process, voltage, temperature and clock slope. For each FF topology, the variations are statistically evaluated through Monte Carlo simulations and they explicitly include the non-negligible impact of layout parasitics.