FPGA-based SHA-3 acceleration on a 32-bit processor via instruction set extension | IEEE Conference Publication | IEEE Xplore