Implementation and performance analysis of pulse pile-up correction algorithm on DSP architecture | IEEE Conference Publication | IEEE Xplore