Defect free deep trench isolation for high voltage bipolar application on SOI wafer

The trench architecture and process flow for a 170 V complementary bipolar technology with trench isolation and bonded wafer substrates is described. Electrical and material (micro-Raman) characterization is used to show that the process architecture and optimized process flow results in defect free silicon device regions.