MAX EPLD Family: PAL Speed to FPGA Density | IEEE Conference Publication | IEEE Xplore