Domain wall pinning for racetrack memory using exchange bias

The development of racetrack memory has been limited by the inability to produce domain wall pinning sites in the nanowires which pin domain walls reproducibly. Several techniques have been proposed to achieve the required domain wall pinning including the cutting of notches and the use of steps in ferromagnetic wires. These have had some limited success but are expensive to fabricate.