A neural network accelerator using matrix memory with broadcast bus

A parallel processing architecture utilizing matrix memory is proposed. Significant improvement of weight updating speed has been achieved for neural network simulations. The proposed system is expandible, fast and within an acceptable performance/cost. Simulating BP on the system is shown and comparisons are made with several other well known systems.