IMAGE: a low cost, low power video processor for high quality motion estimation in MPEG-2 encoding

A low cost low power architecture dedicated to perform high quality motion estimation on MPEG-2 CCIR 601 sequences is presented. The chip implements a new high performance motion estimation algorithm based on a modified genetic search strategy that can be enhanced by tracking motion vectors through successive frames. When tested on several sequences at different bit rates, the algorithm delivers nearly full search quality (less than -0.1 dB for a /spl plusmn/75 H/V search range) while decreasing the processing power to 0.5%. The proposed MIMD processor exposes software programmability at different levels allowing the user to define his own searching strategy and combine multiple chips in Master-Salve configuration to meet the required processing power. Moreover post-processing of motion vectors, computation of dual prime vectors for low delay coding and selection of macroblock prediction mode can be programmed on this architecture. A low power strategy was also developed that mainly relies on an adaptive clocking scheme and low power caches implementation. The chip has been integrated in a 0.35 /spl mu/m 5L CMOS technology on an area of 50 mm/sup 2/.