Test set generation almost for free using a run-time FPGA reconfiguration technique | IEEE Conference Publication | IEEE Xplore