Design and ASIC implementation of column compression Wallace/Dadda multiplier in sub-threshold regime | IEEE Conference Publication | IEEE Xplore