Virtual logic netlist: Enabling efficient RTL analysis | IEEE Conference Publication | IEEE Xplore