Loading [a11y]/accessibility-menu.js
A dynamically reconfigurable system-on-a-chip architecture for future mobile digital signal processing | IEEE Conference Publication | IEEE Xplore

A dynamically reconfigurable system-on-a-chip architecture for future mobile digital signal processing


Abstract:

The evolving of current and future broadband access techniques into the wireless domain introduces new and flexible network architectures with difficult and interesting c...Show More

Abstract:

The evolving of current and future broadband access techniques into the wireless domain introduces new and flexible network architectures with difficult and interesting challenges. The system designers are faced with a challenging set of problems that stem from access mechanisms, energy conservation, error rate, transmission speed characteristics of the wireless links and mobility aspects. This paper presents first the major challenges in realizing flexible microelectronic system solutions for digital baseband signal processing in future mobile communication applications. Based thereupon, the architecture design of flexible system-on-a-chip solutions is discussed. The focus of the paper is the introduction of a new parallel and dynamically reconfigurable hardware architecture tailored to this application area. Its performance issues and potential are discussed by the implementation of a flexible and computation-intensive component of future mobile terminals.
Date of Conference: 04-08 September 2000
Date Added to IEEE Xplore: 02 April 2015
Print ISBN:978-952-1504-43-3
Conference Location: Tampere, Finland

Contact IEEE to Subscribe