Design and implementation of a high-quality, low-power deinterlacer circuit | IEEE Conference Publication | IEEE Xplore