CBRAM corner analysis for robust design solutions

In this paper, a comprehensive investigation of programming conditions in an oxide-based CBRAM device is presented. 1T-1R devices (both isolated and in a 8×8 matrix) are electrically characterized in a range of logic compatible programming conditions. Starting from the electrical results, programming conditions optimizing the memory window (R
OFF
/R
ON
>25 in the worst case) and the resistance variability are identified. A corner approach is presented to fully calibrate a CBRAM compact model. The model has been implemented into an electrical simulator to assess performances of NVFF and memory circuit.