Design of a parallel neural processor | IEEE Conference Publication | IEEE Xplore