CMOS Instrumentation amplifier design with 180nM technology

This paper description of the design technique of Instrumentation Amplifier used in biomedicai appliances. This Instrumentation amplifier is designed with the combination of Operational Tranconductance amplifier (OTA). We have used the Operational Tranconductance amplifier due to its high input impedance, low output impedance, low DC offset, low noise, high common mode rejection ratio (CMRR) and high power supply rejection ratio (PSRR). The circuit has been designed with the Cadence Virtusoo Software with 180 nM technology. The main features of this OTA are 20.13 dB open loop gain with a 0.23 KHz bandwidth, 124 dB CMRR, 65 dB PSRR and offset voltage is 0.3mV DC. The integrated CMOS amplifier operates to IV power supply. The design and Simulation of this IA is completed using CADENCE Spectre with UMC 0.18 μm technology. The power dissipation of this instrumentation amplifier is 0.50 mW.