Integration aspects for damascene copper interconnect in low k dielectric

Some of the process integration challenges for damascene copper interconnect wiring in low k dielectrics are discussed. Electrical and failure analysis data collected on metal 1 test structures allows us to identify potential integration issues with intralevel leakage, line resistance variation, line width measurement and CMP process uniformity.