Loading [a11y]/accessibility-menu.js
CAPI: A Coherent Accelerator Processor Interface | IBM Journals & Magazine | IEEE Xplore

CAPI: A Coherent Accelerator Processor Interface

; ; ;

Abstract:

Heterogeneous computing systems combine different types of compute elements that share memory. A specific class of heterogeneous systems discussed in this paper pairs tra...Show More

Abstract:

Heterogeneous computing systems combine different types of compute elements that share memory. A specific class of heterogeneous systems discussed in this paper pairs traditional general-purpose processing cores and accelerator units. While this arrangement enables significant gains in application performance, device driver overheads and operating system code path overheads can become prohibitive. The I/O interface of a processor chip is a well-suited attachment point from a system design perspective, in that standard server models can be augmented with application-specific accelerators. However, traditional I/O attachment protocols introduce significant device driver and operating system software latencies. With the Coherent Accelerator Processor Interface (CAPI), we enable attaching an accelerator as a coherent CPU peer over the I/O physical interface. The CPU peer features consist of a homogeneous virtual address space across the CPU and accelerator, and hardware-managed caching of this shared data on the I/O device. This attachment method greatly increases the opportunities for acceleration due to the much shorter software path length required to enable its use compared to a traditional I/O model.
Published in: IBM Journal of Research and Development ( Volume: 59, Issue: 1, Jan.-Feb. 2015)
Page(s): 7:1 - 7:7
Date of Publication: 02 February 2015

ISSN Information:


Contact IEEE to Subscribe

References

References is not available for this document.