A high speed configurable FPGA architecture for bilateral filtering | IEEE Conference Publication | IEEE Xplore