A bottom up SPL design method | IEEE Conference Publication | IEEE Xplore