ARC for sub-0.18 /spl mu/m logic and gigabit DRAM frontend and backend processes | IEEE Conference Publication | IEEE Xplore