Optimization of TIA topologies in a 65nm CMOS process | IEEE Conference Publication | IEEE Xplore