A model for variation- and fault-tolerant digital logic using self-assembled nanowire architectures | IEEE Conference Publication | IEEE Xplore