A SPLL technique under unbalanced and seriously distorted grid voltage conditions | IEEE Conference Publication | IEEE Xplore