Empirical nonlinear HFET gate charge model

An empirical Gate charge model for HFET suitable for implementation in CAD environments is proposed. The model consists of a single Gate charge nonlinear expression as function of two controlling voltages. Such model follows a recently published modeling approach named Current Division. A comparison is carried out between capacitance values extracted from FET measurements and modeled capacitance values derived from the proposed expression.